

Intel Xeon Phi Workshop

Introduction to the Intel Xeon Phi for programmers and non-programmers alike. It includes an overview of the device and the three primary programming/execution models that target the MIC. In addition to instructor demonstrations, the workshop includes several hands-on lab sessions: a basic lab that amounts to a tour of the Xeon Phi, and a more advanced sessions during which participants can explore the programming model(s) that interest them and get help in porting their own software.

Demonstrations and labs will take place on the Stampede system at the Texas Advanced Computing Center (TACC). Stampede features more than 2PF of performance using 100,000 Intel Xeon E5 cores and an additional 7+ PF of performance from more than 6,400 Xeon Phi coprocessors.



**September 21
and 22, 2015**

**Massachusetts Green
High Performance
Computing Center**



**[http://goo.gl/
pAEUaV](http://goo.gl/pAEUaV)**

Cost: Free

Funding:
Available for
travel and
lodging

**Number of
participants
is limited**

CLEMSON
UNIVERSITY



TACC